Onboard checkout and data management system - Design supplementary by unknown
TECHNICAL ADVISEMENT MEMORANDUM NO. 171-3 
ONBOARD CHECKOUT AND 
DATA MANAGEMENT SYSTEM: 
DESIGN SUPPLEMENT 
PRC D - 1 4 0 3  
31 March 1 9 6 7  
, !  
P r e p a r e d  f o r  
National ’ A e r o n a u t i c s  & Space A d m i n i s t r a t i o n  
G e o r g e  C. Marsha l l  Space F l i g h t  C e n t e r  
Hun t sv i l l e ,  A l a b a m a  * I  
P L A N N I N G  R E S E A R C H  C O R P O R A T I O N  
LOS A N G E L E S ,  C A L I F .  W A S H I N G T O N .  D . C .  
. . . . . . . . . . . . . . . . . . .  .~ .- 
t 
https://ntrs.nasa.gov/search.jsp?R=19680009362 2020-03-12T09:34:34+00:00Z
This document was prepared by Planning Research Corporation 
under Contract No. NAS8-20367, "An Airborne Evaluating Equip- 
ment Study," for the George C. Marshall Space Flight Center 
of the National Aeronautics & Space Administration. The work 
w a s  administered under the technical direction of Quality and 
Reliability Assurance Laboratory, Marshall Space Flight Center, 
with Walter T. Mitchell acting as project manager. 
I 
. PRC D-1403 .. 
11 
PREFACE 
This  memorandum extends and clar i f ies  cer ta in  equipment design 
concepts of the Onboard Checkout and Data Management System. The 
initial design is documented in an ea r l i e r  PRC report  entitled, Onboard 
- Checkout and Data Management System: Hardware Definition, - PRC 
0-1336, 11 November 1966. 
This niemorandum is divided into three sections. The f i r s t  pa r t  
i s  intended to convey to the OCDMS design implementer a representat ive 
c r o s s  section of the logic involved in  the Computer Interface Unit (CIU), 
and external  devices such a s  the Signal Adapters and Control and Display 
Unit (CDU). 
tion f o r  software development, is a brief description of the data acquisi-  
t ion p rocess  f rom a programmer ' s  point of view. This includes a se t  of 
input/output instruction formats  typical of those which may be employed. 
Also, timing considerations involved i n  norma: operation a r e  reviewed 
and the sys tem's  self- tes t  capability is explored. 
gene ra l  examination of the circuit aspects  of interunit  digital data t r ans -  
mission;  it concludes wi th  the development of a recommended t r ansmis -  
s ion method. 
The second par t ,  which is necessa ry  background informa- 
The third pa r t  is  a 
. 
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FORE WORD 
This  repor t  was  prepared by Planning Research  Corporation 
under  Contract  Number NAS 8 -20367,  "An Airborne Evaluating Equip- 
men t  Study," for  the George C. Marshal l  Space Flight Center  of the 
National Aeronautics and Space Administration. The work was  ad-  
minis te red  under the technical direction of the Quality and Reliability 
Assu rance  Laboratory,  George C. Marsha l l  Space Flight Center ,  with 
Walter  T. Mitchell acting a s  Project  Manager. 
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This section examines each of the major  OCDMS units that a re  
controlled by the computer. These a r e  the Computer Interface Unit 
(CIU), the Signal Adapters,  and the Control and Display Unit (CDU). 
A functional logic design description is given of each unit. The detailed 
operation of the logic components is  discussed with special  emphasis on 
the data t ransmiss ion  involved between units. Sample data sild ins t ruc-  
tion formats  a r e  developed to facilitate sys tem understanding. 
A. Computer Interface Unit (CIU) 
The CIU is shown in Zxhibit 1. Lines shown a t  the left of the dia- 
g r a m  a r e  e i ther  coming f rom or  going t o  the computer. 
at the right of the diagram are either coming f r o m  or  going to  extercal  
devices (e.g., Signal Adapters,  CDU, o r  PCM). Generally the l ines  
on the left  a r e  single connections between integrated circui t  line dr ivers  
and line rece ivers  (exceptions are noted as "parallel").  
the  right a r e  signal pa i r s  terminating in isolation t r ans fo rmers  either 
in  the CIU o r  external devices. N o  mechanical o r  packaging a r r ange -  
ment  is implied by Exhibit 1. 
Lines shown 
The l ines on 
There  are five ma jo r  functional tasks  of the CIU. 
1. Information Transfer  f r o m  Computer to  External  Device 
(excluding PCM) 
Information Transfer  from External  Device to  Computer 
Internal  Information Generation (e. g. , Range Time) 
Information Transfer  f r o m  Computer to  PCM 
2. 
3 .  
4. 
5. Self-Test 
These five tasks  a r e  discussed in detail in the following subsections. 
1. Information Transfer f r o m  Computer to External  Device 
This operation can be examined as a two-step process:  
(1) cor rec t ly  receiving information f rom the computer,  and (2) t r ans -  
mitting that information to the proper external device. 
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a. - Computer to CIU Information Transfer  
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The bas ic  logic for  this  operation i s  shown in  the upper 
p a r t  of Exhibit 1. 
computer  will t ransmi t  to the CIU a n  input/output (I/O) instruction of 
the f o r m  shown in Exhibit 2 .  Along with this s e t  of 25  l ines (24 data,  
1 par i ty) ,  the computer will t ransmi t  a data- t ransfer-request  logic 
When a computer outpui ins'iriiction is  zxecixted, the. 
' signal. In Exhibit 1 this signal is called "Unit Request." The external  
device code in  the 1/0 instruction i s  designated a s  the "Unit Address"  
in  Exhibit 1. 
Data" l ines .  
The other  data and par i ty  bits a r e  designated as "Unit 
When a Unit ReqLiest is detected, the CIU decodes ;he Unit Address  
l ines  to  determine which external device is to  receive the data. 
shows two c l a s ses  of decodes: those for  "external  devices" internal  to  
the CIU (e. g . ,  Wake-up T imer ) ,  and those for devices external  to  the 
CIU (e. g . ,  Signal Adapter 1). 
and the la t te r  by E l ,  E2, etc .  
corresponding Not Busy signals f r o m  the external  devices 
if the selected device is able to  receive information. 
signal is  then returned to the computer to indicate whether o r  nct the 
t r a n s f e r  is possible. 
Exhibit 1 
The fo rmer  a r e  designated by 11, 12, e t c . ,  
The E i  decodes a r e  compared with the 
1 t o  determine 
A Busy/Not Bcsy  
If the external  device is not busy, the CIU checks for  c o r r e c t  par -  
i ty  and t r ans fe r s  the information t o  the Ser ia l  Output Regis te r .  
Address  is simultaneously t ransfer red  to the Unit Address  Regis te r .  
T h e r e  it is used t o  d i rec t  the subsequent data  t r ans fe r  to  the proper  
ex terna l  unit. 
the external  device. 
Address  l ines  to be regarded as  data ,  and, hence,  these signals are 
input to  the Se r i a l  Output Register along with the 18 data signals.)  In 
the event that  the te rmina l  device i s  within the CIU, then the "Ii" decodes 
d i r ec t  the Unit Data signals to  the selected internal  register instead of 
to  the Se r i a l  Output Regis ter .  
the computer when par i ty  checks out cor rec t ly .  
The Unit 
(A minor  deviation occurs  when the CDU is selected as 
It has  a special format  requir ing four of the Unit 
A "Data  OK" signal is t ransmi t ted  to 
"Busy" designations in Exhibit 1 mean Not Busy. 1 
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Genera l  F o r m a t  (24-Bit  Instruction) ~ 
6 Bits 18 Bits 
1 
Ex t e rna l  Device Dependent Form-at 
(shown below) 
Externa l  Device 
Computer  In te r -  
face Unit 
6-Bit  
Field 
0 
1 
2 
3 
Function 
Set Wake-up Timer  
Set Timer 1 
Set-Timer 2 
Set  Input Control 
Register 
. .  
18-Bit Field 
Time Value ( in  seconds) 
Time Value (in mill iseconds) 
Time Value ( in  mill iseconds) 
0 - Input Yiake-up T imer  
Value 
1 
2 
3 - Input Ser ia l  Output 
Regis te r  Value 
4 - Input PCM Buffer 
Regis ter  Value 
5 - Input PCM Shift 
.Register Value 
6 - Input Range T i m e v a l u e  
7 - Input Unit Address  
Regis te r  Value 
8 - Input Input Control 
Regis te r  Value 
9 - Set  All Ones to Ser ia l  
Input Regis ter  and Unit 
Status Regis te r  and 
Inhibit U s  e 
10 - Same as  (9) Except 
11 - Input Se r i a l  Input Reg- 
- Input T i m e r  1 Value 
- Input T i m e r  2 Value 
Set  to Al l  Zeros  
i s t e r  Value and Unit 
Status Regis te r  Value 
and Remove Inhibit 
12 - Not Assigned 
on 
- 
I 
EXHIBIT 2 (Continued) 
Exte rna l  Device 
Signal Adapter 1 
Signal Adapter 2 
Signal Adapter 15 
Control  and 
Display Unit 
5 -Bit 
'ield 
4 -15  
16 
17 
31 
32  -47 
48-63 
Function 
Not A s  signed 
General 
General  
General  
General  CDU 
CDU Pr in t e r  
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18 -Bit  Field 
Shown on Exhibit 9 
Shown on Exhibit 9 
Shown on Txhibit 9 
F o r  the CDU this f ie ld  
is 22 bits in length. (See 
Exhibit 12.) 
1 -  
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The control logic for this operation, which is not explicitly shown 
in  Exhibit 1, r e s ides  in  the large block designated "Control Logic." It 
c ~ ~ s i s t s  of scqi-lencing logic fo r  the control signals,  CNTRL 1, 2 ,  arid 3 ,  
and shift timing and counting. 
relationships involved. 
bas i c  t iming of the selected computer. 
Exhibit 3 shows the important timing 
The time slots  shown should correspond t o  the 
An al ternat ive to  the busy scheme shown.is routing the external 
unit Not Busy signals direct ly  to the computer and letting i t  pe r fo rm 
the necessa ry  comparisons pr ior  to  initiating a t ransfer .  
t o  such an approach are more  l ines between the computer and CIU and 
the difficulty in incorporating this logic into a n  "off-the-shelf" computer.  
The drawbacks 
b. CIU t o  External Device Data Transfer  
Once the information has  reached the Scrial  Output 
Regis te r  and the Unit Address  Regis ter ,  logic is initiated t o  t r ansmi t  
the information to the selected external unit. 
is  decoded to determine the external unit and a "Read" signal is sen t  t o  
that  unit. 
two clock intervals  long and informs the external unit that a data t r a n s -  
f e r  is underway. Using the Read signal as a sync pulse ,  the external  
unit begins clocking the s e r i a l  data into i t s  receiving r eg i s t e r  and s i -  
multaneously checking parity. When the proper  number of b i t s  have 
been received and par i ty  checked, a Data OK signal is re turned  to  the 
CIU. 
The Unit Address  Regis ter  
The timing is shown in Exhibit 5. This Read s i g m l  is a pu1z:e 
If the CIU does not receive a Data OK as expected, the Read pulse 
is again t ransmi t ted  and the cycle repeated. 
s ion m a y  be required,  the data in the Ser ia l  Output Regis te r  a r e  not l o s t  
as they are shifted out for t ransmiss ion  to  the external  unit. 
is "rotated" to  the beginning of the r eg i s t e r  s o  that the original contents 
of the r e g i s t e r  will be present  after each full r eg i s t e r  t ransmission.  
There  a r e  two rotate  points depending on whether the full 22 bits  are 
used  (as in  a CDU t ransmiss ion) ,  o r  the normal  1 8  bits are used  (as in 
Signal Adapter t ransmiss ion) .  
after th ree  t ransmiss ions  of the s a m e  data ,  it stops trying and informs 
the computer of i t s  inability to successfully t r ansmi t  information to  that 
unit. 
Because this  reFransmis-  
Instead it 
If the CIU does not receive a Data OK 
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2. Inforniation Transfer f rom External Device to Coniputcr 
This operation also can be viewed a s  a two-step process:  
(1) t ransmit t ing information from t h e  external device t z  the C.IV, a n i  
(2) sending the information f rom the CIU to the computer. 
~ _ . _ _ _ _  ----- 
a. External  Device to  CIU Information Transfer  
When an  external device has  .information ready for 
t r ansmi t t a l  to  the CIU i t  sends a "Data Available" pulse to  the CIU (see  
Exhibit  6). 
f r o m  the external  device. 
ex te rna l  devices ,  it has  a priority scheme to select  which device i t  will 
rece ive  in the event of simultaneous Data Available signals f rom two o r  
m o r e  external  devices.  
This informs the CIU that data is being t ransmit ted to  i t  
Since the CIU receives  information f r o m  many 
If the CIU is f r e e  and no higher pr ior i ty  device is  simultaneously 
asking f o r  attention, the CIU clocks the serial data s t r e a m  into the Ser ia l  
Input Regis te r  and checks parity. 
cessful  data t ransmiss ion ,  a Data OK signal is sent  t o  the external  device 
If the par i ty  checkJndicates  a suc-  
terminat ing its t ransmiss ion .  
the external  device will continue t o  cyclically t ransmi t  the data. 
CIU fails to  successfully receive the data a f te r  th ree  t r i e s ,  it so  informs 
the  computer and henceforth ignores that ext-ernal device (or ignores  it 
until ins t ructed not to  receive the data by the computer).  
Until it rece ives  a Data Available signal, 
If the 
b. CIU to Computer Information Transfer  
Once the data has  been received f r o m  the external  de- 
vice and i s  contained in the Serial Input Regis te r ,  the subsequent t r ans -  
fer t o  the computer begins. 
and of the Unit Status Regis te r  (which indicate the device associated with 
the data)  a r e  sent  in para l le l  to the computer.  Data Available and par i ty  
s ignals  accompany the data. These l ines  r ema in  s ta t ic  until ei ther a 
"Data Accepted" signal is returned f r o m  the computer o r  the computer 
r e s e t s  the CIU v ia  a commandin  the Input Control Regis ter  (see Exhibit 
4). The general  format  for  this information is shown in  Exhibit 7. 
The contents of the Serial  Input Regis ter  
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EXE-IIPJIT 7 - DATA FORMATS 
6 Bits 18 Bits 
External  
Device 
External  Device 
CIU: Wake-up T imer  
CIU: T i m e r  1 
CIU:  T i m e r  2 
CIU: Input Control Regis ter  
CIU: P C M  Buffer Regis te r  
CIU: PCM Shift Regis ter  
CIU: Range Time 
CIU: Unit Address  
CIU: Ser i a l  Output Rcgis tcr  
\ 
CIU: Unit Status Regis ter  and 
Not Assigned 
Signal Adapter 1 
Se r i a l  Input Regis te r  
Signal Adapter 16 
Control  and Display Unit 
Data 
0 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10-15 
16 
31 
32-63 
Value (in seconds) 
Value (in mil l iseconds)  
Value ( in  mill iseconds) 
Contents (4-5 bits)  
Contents 
Contents 
Value ( in  100 ysec units)  
Contents (6 bits)  
Contents (18 bits)  
Contents ( 6  bits)  
S e e  Exhibit 12 
Self Test  (8 bits r eg i s t e r  code, 
14 bits contents) 
Input all zeros  and 7 bit key code 
PRC D-1403 
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3.  Internal Information Gencration 
-I-_--- ---- 
Included under this hcsding a r e  the four timing r eg i s t e r s  in 
the CIU. 
convenience devices intended to simplify cer ta in  programming tasks.  
Thesc r e g i s t e r s  (except for  the Wake-up T imer )  a r e  p rogrammer -  
The Range Time Register is a counter that keeps t rack  of miss ion  
t ime.  
value.  
It can be r e s e t  to z e r o  by the computer but not se t  to  any other 
With that except'ion it is a read-only reg is te r .  
The two timing r eg i s t e r s ,  T imer  1 and Timer  2 ,  are used to  gen- 
e r a t e  in te r rupts  to the program at p re sc r ibed  rrioments. 
the p rogrammer  of some of the time-keeping chores  persuant  to  r e a l -  
t ime  automatic checkout. Both of these r eg i s t e r s  countdown f r n m  the 
init ial  value to ze ro  and then generate an  interrupt .  
This re l ieves  
The Wake-up Timer is  used to  conserve power. This counter i s  
always on in "Active , ' I  "Standby," and "Self-'Test" sys t em modes.  In 
the  Standby mode,  the computer will input a number to this  t imer  and 
then shut  off i tself  and everything e l se  i n  the sys tem.  
the Wake-up T i m e r  which remains on and continues to  countdown the 
number supplied it. 
t o  the Power  Supply reactivating the computer.  Subsequently, e i ther  
The exception is  
When it reaches zero ,  a "Power On" signal is sent 
f r o m  the CIU o r  Power Supply, a "Wake-up" r e s e t  signal 
compute r . -a 
4. Information Transfer  f r o m  CornDuter to  PCM 
is sent  to the 
The CIU receives  a PCM sync pulse f r o m  thz PCM equip- 
men t  which is passed  in the f o r m  of an interrupt  to  the computer by the 
CIU. 
subf rame of PCM data. 
pulse  and reques ts  data f r o m  the computer a s  required by the P C M  
equipment. 
clock f r o m  the PCM equipment. 
This  pulse is  used by the computer t o  p repa re  a new f r a m e  o r  
The CIU control logic i s  initiated by the sync 
These data a r e  clocked out to  the PCM t rznsmi t t e r  by a 
The data f r o m  the computer' a r e  t ransmi t ted  over a buffered 1/0 
channel dist inct  f r o m  the one used for  the other computer CIU-information 
t r a n s f e r s .  
r equ i r ed  and low waiting tolerance.  
This is necessary  because of the relatively high data r a t e  
I 
I .  
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I 
I- 
I 
5. Self-Test  
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During this task ,  input instructions a r c  sen t  to the CIU's  
Input Control Regis ter  for  execution. These instructions a r e  basically 
routing commands for input of internal r eg i s t e r s  to the computer.  
the computer can request  the contents of any CIU interrial reg is te r  to  be 
routed back to the computer via the route followed by external  data.  
These r e g i s t e r s  in effect become external  devices and a r e  sent to the 
computer jus t  as the contents of the Serial  Input Regis ter  w e r e  in nor -  
mal operation (see subsection I.A.2.b). 
Thus, 
This relatively simple process  pe rmi t s  a high degree of fault i so-  
lation when coupled with end-to-end test such as routing the Ser ia l  Cut- 
put Regis ter  data into the Ser ia l  Input Regis ter  ( i .e. ,  as if  the Ser ial  
Output Regis te r  was  an  external  device). 
In addition to the logic operation of the CIU just  discussed,  t he re  
is another relevant aspect  depicting the CIU (shown in  Exhibit 1). This 
is the number of l ines into and out of the CIU. The following table is a 
s u m m a r y  of the minimum requirements  as shown in Exhibit 1. 
35 Number of l ines to computer 
Number of l ines f r o m  computer 
Number of signal pa i r s  to external devices 
Number of signal pa i r s  from external devices 
40 
3 n +  2 
4n + 4 
1 
These  numbers  a r e  minimal. since Exhibit 1 does not include l ines  for  
clock s ignals ,  power, grounding, o r  spa res  e 
B. Signal Adapter -
The Signal Adapter shown in Exhibit 8 contains four s tandard mod- 
ules:  Analog Stimulus,  Discrete Stimulus,  Discrete  Measurement ,  and 
Analog Measurement .  
ta in  as many as eight modules instead of jus t  the four shown. However,  
the logic shown is genera l  and can be extended to any number of modules. 
The left-hand side containing the Receiving Regis ter  and the Trans -  
A single Signal Adapter unit could actually con- 
mitt ing Regis ter  is comrnon to all Signal Adapter units. This section 
'The number of external  devices excluding PGM and digital command 
rece ive r  i s  designated by n .  
I 
I 
1 
I 
I 
I 
I 
I 
I 
I- 
I 
I 
I 
I 
I 
1 
I 
I- 
I 
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EXHIBIT 8 - SIGNAL ADAPTER 
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contains the necessa ry  logic for  two-way communication \vit.i; the CIU. 
I t  provides a s tandard se t  of control functions for operating the various 
modules.  
module identification and function selection information. These infor- 
mation fields a r e  decoded and made available to  each module position. 
Each  module recognizes its own identification decode and obeys the 
€unction decodes in a character is t ic  manner .  
be d iscussed  in m o r e  detail in  the following subsections.  
Each  instructigr? received bv the Signal Adapter contains 
This standardization will 
1. CIU to Signal Adapter Information Trans fe r  
This information t ransfer  was discussed in subsection I.A.! .be 
Once this t ransmiss ion  has  begun, the Busy* signal is switched off and 
the unit cannot receive fur ther  information until i t  has  processed  the new 
information. 
2. Internal  ODeration 
The Signal Adapter instruction formats  a r e  shown in Exhibit 5. 
The  result ing operation f o r  each instruction is  discussed in the following 
subsections.  
a. Analoe Stimulus Generation 
When the full 18-bit instruction has  been cor rec t ly  
input to the Receiving Regis ter ,  the module- and function-select decodes 
a r e  switched on. In Exhibit 8, the Analog Stimulus module i s  shown in 
module position 1, and, hence, the module decode 
suming c o r r e c t  programming).  
@ will be t rue  (as -  
If a 1 has  been coded in  the function field, the data value portion 
of the instruction i s  routed to  the Hold Regis ter  and the D-A conversion 
is initiated. In Exhibit 8 ,  this 1 is  indicated by an  "A" control signal 
If a 2 has  been coded in the function field, the data value portion 
of the instruction i s  routed to the Switch Select Regis ter  to addres s  the 
p rope r  application point. "B" 
control signal. 
This 2 decode is shown in Exhibit 8 as a 
If a 4 has  been coded in the function field, the switch i s  c leared ,  
The  data value portion of this  instruction is  not used. 
shown as a IcG" control signal in Exhibit 8. 
This  decode i s  
~ 
I 
I 
I 
I 
I 
I 
I 
I 
I\ 
I 
I 
I 
I 
I 
I 
I 
I 
I 
1 -  - 
c 
Module Function Data Value /Switch Address  
Po  si tion Selection ( see  below) 
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Module ( '1  
Analog 
Stimulus 
Gene ration 
-- 
Disc re t e  
Stimulus 
Generation 
Di sc re t e  
Me a s u r  e m e  nt 
Position 
1 
2 
3 
Analog 
Measurement  
L- 
4 
 
Function 
Selection 
1 (A)(2' 
2 (B) 
4 (ci 
8--not 
assigned 
- 1 1  -Bit  Field Meaning 
Stimulus Value 
Switch Address  
Not Used (this instruction c l e a r s  switch) 
~ -~ ~~~ ~ 
Disc re t e  Address  (d iscre te  "on") 
Disc re te  Addr e s s (di s c r e  te  "off ' I )  
Not Used (this instructibn turns  all  
d i sc re t e  s 'lo f f  ! I )  
Not Used (re+ads f i r s t  d i sc re t e  reg is te r )  
Not Used ( r eads  second d i sc re t e  r eg i s t e r )  
Not Used ( r eads  third d i sc re t e  r eg i s t e r )  
Not Used ( r eads  four thdiscre te  r eg i s t e r )  
ADC Range Selection Value 
Switch Address  
Not Used (this instruction c l e a r s  switch) 
Not Used (init iates conversion) 
Notes: ( 1 )  
(2 )  
Only those modules shown in  Exhibit 8 have been examined. 
L e t t e r s  in  parenthesis r e fe r  to control signals in  Exhibit 8. 
(3)  As shown, this field is not binary-encoded; hence,  mr>re th+r  
one function may be selected simultaneously. 
functions 1 and 8 might be selected instead of requiring sep-  
a r a t e  commands. 
In this  c a s e ,  
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Thus,  depending on the function selected,  a par t icular  analog sig- 
nal can be generated,  switched to any desired point, or the module can 
quickly be disconnected f rom the experiment.  
I b. Discrete  Stimulus Generation 
If the module position had been coded a s  a 2, the Dis- 
c r e t e  Stimulus module (as shown in Exhibit 8) would have been selected 
and a different instruction format would be applicable. In this instance,  
both A and B control decodes would in te rpre t  the data value portion cf 
the instruction a s  an  address  and use it to select  a flip-flop. 
flip-flops provide the memory  fo r  the d iscre te  switches. 
These 
If a 1 or  ,4 
decode had been selected,  then the addressed  flip-flop would be l lset"  
and the discrete  switch "closed." If a 2 o r  B decode had been selected,  
then the addressed  flip-flop would be r e s e t  and the d iscre te  switch 
opened. 
In this module, a 4 or  C decode is  used to  c lear  o r  r e s e t  all of 
the flip-flops. 
Discre te  Measurement - C.  
F o r  this  module, each of the function decodes i s  used 
to  designate a bank of status flip-flops (12 i,n each).  
function decode, a par t icular  bank is read  into the Transmitt ing Regis- 
ter  with a code indicating which bank and which d iscre te  module. 
fo rma t  for this  data is shown in Exhibit 10. The data value field is not 
used by this module. 
Depending on the 
The 
d. Analog Measurement 
/ 
When a 1 o r  A function is coded, the data value, field 
is sent  to the ADC Range Select Regis ter  to  determine in which range 
the ADC will take place. 
The B decode is interpreted a s  a switch-selection operation and 
the data-value field i s  sent to  the Switch Select Regis ter  a s  the addres s  
of the measurement  point. A C decode will r e s e t  the switch. 
A D o r  8 decode initiates the actual conversion. This may be 
given simultaneously with an 4 decode. 
PRC D-1403 
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, Type 1 
I- 
I 
I 
I 
I 
I 
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I- 
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r 
Scale  
Fac tor  Measurement  Value 0' Flow 
EXHIBIT 10 - SIGNAL ADAPTER DATA FORMATS 
Type 
Analog Measurement  (18 Bits)  
Not Reg. 12 Unitary Coded Descre te  
Used No. Indicators 
2 Bits 1 Bit 3 Bits 12  Bits 
D i sc re t e  Measurement  (1 8 Bits) 
O the r s  Not Assigned 
PRC D-1403 20 
When the analog signal has  been conve'rted to  a digital equivalent, 
the number i s  sent to the Transmitt ing Regis ter  in the fo rma t  shown i n  
Exhibit 10. 
e. Other Modules 
These same  guidelines (as discussed above) a r e  in- 
volved in  thc design of other modules. 
signal (module position decode) and uses  the s tandard available control 
s ignals  to  implement its operation. 
Each rncdde  recognizes a select  
3.  Externa l  Signal Lis t  
The re  a r e  four twisted pairs f r o m  the CIU t u  the Signal 
I 
Adapter and four back to the CIU. 
The number of l ines  to the experiments  i s  a function of the maxi-  
m u m  number of modules and number of connections per  module. 
eight modules are  permit ted in a single Signal Adapter,  and if each mod- 
ule has a64-point  switch, then there  a r e  8 x 64 x 2 = 1,024 pins for  
experiment  hookup. Howe-Jer, it  m a y  not be pract ical  to  permi t  eight 
modules  in  one Signal Adapter o r  to  implement a 64-point switch. 
If 
C. Control and Display TJnit 
The CDU is  shown i n  Exhibit 11. The p r i m a r y  purpose of the 
logic  shown is to  control the electroluminescent display cha rac t e r s  sxd 
t o  i n t e rp re t  the keyboard iqputs. 
Exhibit 11, is  discussed ir, this subsection. 
The self- tes t  logic,  not shown in 
1. CIU Communication 
The communication with the CIU i s  identical to the Signal 
Each word contains Adapter-  CIU communication with one exception. 
22 bits  of information instead of 18 a s  i s  the case  with Signal Adapter- 
CIU communication. 
2.  Display Control 
Exhibit 12 shows the genera l  c l a s ses  of instructions that m;y 
b e ' s e n t  to  the CDU. Once received, with c o r r e c t  par i ty  in the Ser ia l  
I 
1 .  
I 
I 
I 
I 
I 
I 
I 
I-- 
1 
I 
I 
I 
.I 
I 
I 
1- 
I 
- 
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EXHIBIT 11 - CONTROL AND DISPLAY UNIT (CDU) 
1. 
Destination 
EX€IIBIT 12 - CDU INSTRUCTION FORMATS 
Data 
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Genera l  F o r m a t  (22  Bits) 
8 Bits 14 Bits 
I 4 
Destination Field 
Electroluminescent  
Display Matrix 
Indicator Lights 
S t r i p  P r i n t e r  
Not Assigned 
1 
144 
147 
145  
146 
0 
148-254 
Self T e s t  255 
14- Bit Field 
Unitary- Coded Segment OnlOff Control  
Not Used ( c l ea r s  ent i re  mat r ix)  
Unitary-Coded Segment On/Off Control 
0 -  Uplink Message 
1 - on Not Assigned 
2 6-Bit  P r in t e r  Charac t e r s  
CDU Register  Code 
P R C  D-1403 
I 
I 
I 
I 
I 
1 
I 
'I 
I 
I 
I 
I 
l- 
I 
Input Register, the "Destination" field i s  decoded and the "Data" field 
value is routed to the appropriate reg is te r .  If the Destination field i s  
255 indicating l 'self-test ,"  then a siightiy d i f f e r e d  actioii takcs p?zce 
which is  discusscd in subsection I.C.6. 
These are 144 14-bit regis ters  for the electroluminescent displays 
Each reg i s t e r  controls one of the alphanumeric electroluminescent char-  
a c t e r s .  
in the 14-bit r eg i s t e r  uniquely controls one segment. 
the corresponding segment is energized. 
ponding segment is off. 
Each charac te r  has  14 segments associated with it and each bit 
If a bit is se t ,  the 
If i t  is r e s e t ,  then the c o r r e s -  
One destination code. 147, is used to r e se t  all of the 14-bit elec- 
t rolumines cent reg is te rs  . 
. There  are  severa l  on/off indicator lights on the panel. These are 
The exact number of a l s o  controlled by flip-flops in a holding reg is te r .  
these  is a function of final CDU panel design. 
A 12-bit holding reg is te r  for the pr inter  i s  used to  hold two 6-bit 
alphanumeric codes for pr in te r  output. Because the pr inter  action is 
v e r y  slow, relative to  the EL and indicator light displays,  a separate  
Busy* line is used to indicate its s ta tus .  
tied up by the pr inter  and the EL'S can be changed while the pr inter  i s  
operating. 
In this way the CDU is not 
3 .  Input Control 
The seven bits of data f r o m  the Function/Alphanumeric keys 
provide six bi ts  of function o r  alphanumeric data a2d one bit which in- 
dicates  whether the other s ix  bits should be interpreted a s  a function 
code o r  as an alphanumeric code. 
two-position switch which eliminates the necessi ty  of depressing it with 
each entry.  
This seventh bit i s  controlled by a 
The other keys a r e  alll momentary-action switches. 
4. Svstem Mode Control 
The sys tem mode keys are located in the CDU but sha re  
grounding and power with the computer ra ther  than the r e s t  of the CDU. 
The four l ines  f r o m  the mode keys a r e  not isolated f r o m  the computer 
i 
I 
I -  
I 
I 
1 
I 
I 
I 
I- 
i 
I 
I 
I 
I 
4 
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via  pulse  t r ans fo rmers  a s  a r e  the other signal pa i r s  between the CDU 
and the CIU. 
tu rns  on computer power i f  it i s  not a l ready  on. 
s y s t e m  power. The self- tes t  key r e s e t s  the computer to  a fixed memory  
location different f r o m  that used by the active r e se t .  The standby key is 
The active key rese ts  the computer to a fixed location and 
The off k e y  t u r n s  s f f  
a n  in t e r rup t  to  the computer indicating a des i r e  to en ter  the standby op- 
e ra t iona l  diode. 
5. CIU-CDU Signal Lines 
The re  a r e  10 signal pairs  connected to  the CIU. Six of these 
pairs go to the CIU and four of them come f r o m  the CIU. 
6 .  CDU Internal Self-Test --  \ 
The self- tes t  logic was omitted f rom Exhibit 11 to avoid clut- 
t e r ing  the diagram. 
Input Regis te r ,  the Data field i s  then used to specify an internal reg is te r  
whose contents a r e  to be t ransmit ted back to  the CIU. F o r  example a 
Data field value of 23 might designate the 14-bit r eg i s t e r  for  e lectro-  
luminescent  charac te r  number 23.  
r e g i s t e r  code would then b e  t ransmit ted to  the CIU. 
can be ver i f ied to the flip-flop level, and, coupled with an operator  visual 
check of the panel, a reasonably detailed le& of fault isolation can be 
When a 255 Destination code is decoded in the Ser ia l  
The contents of that  r eg i s t e r  plus the 
Ln this  way the logic 
a chi ev e d . 
r 
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11. PROGRAMMER REFERENCE INFORMATION 
This  section clar i f ies  two points of in te res t  to  the software dc- 
s i g n e r s  which were  not explicitly covered in the OGDMS hardware  repor t  
( s e e  Foreword) .  The first point involves the inherent delays in operation 
due to OCDMS and experiment hardware reaction t imes  that mus t  be taken 
into account b y  the software. 
which se l f - tes t  fea tures  a r e  built into OCDMS and the recommended 
The second point c lar i f ies  the extent to 
method of utilizing them. 
A . T im i n g C  on s id e r a t  ion 9 
When sequences of instructions a r e  sent  t o  an external  device, the 
p r o g r a m m e r  mus t  pay par t icu lar  attention to delays in instruction execu- 
tion which a r e  inherent in the OCDMS. 
p r o g r a m m e r  mus t  provide f o r  all experiment hardware  o r  operational de -  
lays . )  A s  an example of these delays, consider  the following sequence of 
-- ~.~ -- 
(It goes without saying that the 
instruct ion to Signal Adapter 1. 
6 Bits 18 Bi t s  
16 4 
- 
1 
2 
2 
1 
8 - 
Setup DAC for 5 volts 
Apply to  point 13 
Connect ADC to point 14 
Select range 4 (e. g., 1-10vol ts)  
Mea su r  e point 14 
Since each of these instructions initiates a hardware  operation, there  i s  
s o m e  delay in executing each of them. 
qui red  to  t r ans fe r  a n  instruction f r o m  the computer to  the CIU ( s e e  Ex-  
hibi t  3) .  Another 40 intervals  a r e  required to  then t r ansmi t  an ins t ruc-  
t ion to  the Signal Adapter ( s ee  Exhibit 5 for N = 18). 
at l e a s t  44 microseconds (using a one-megacycle clock) between ins t ruc-  
t ions a t  Signal Adapter. This provides the programmer '  with a buffer and 
About four t ime intervals  a r e  r e -  
Hence, t he re  a re  
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1 .  
.c-- 
‘ 1  
p e r m i t s  him to concern himself only with the hardware actions whicharc  
slower than 44 microseconds.  
Although the digital-to-analog converter  has  not been designed in 
detail ,  it i s  well within the state of the a r t  to achieve the cn-n,~.~ersisr, 
within the 44 microseconds.  Hence, the programmer  will not, in a l l  
probability, have to  concern himself with a programmed delay a f te r  the 
f i r s t  instruction since the DAC will b e  steady a t  5 volts by the t ime his 
second instruction is executed. 
In the sequence shown, the second, third,  and fourth instructions 
can  be sen t  immediately following one another without timing problems.  
T h e r e  a r e  three  delays to be considered before  transmitt ing the fifth 
instruct ion,  however. 
c losu re  delay t imes  which will be fixed for  each different type of switch. 
T h e r e  will be two general  c lasses  of switches: 
The  solid-state switching is very f a s t  and may not requi re  p rogrammer  
accommodation. Conversely,  even the f a s t e s t  re lays  a r e  ve ry  slow r e i -  
a t ive to  a 44-microsecond buffer t ime  and will requi re  p rogrammers  t o  
wait before  issuing sequential instructions which employ relays.  In ad- 
dition t o  the switch delays within the OCDMS, the p rogrammer  a t  this 
point mus t  allow f o r  delays in response f r o m  the experiment hardware.  
When all delays have been accounted for and the p rogrammer  has  d e t e r -  
mined that the des i red  signal is ready and waiting a t  the analog-to-digital 
conver te r ,  he may then issue the fifth instruction. 
Associated with instructions 2 and 3 a r e  switch 
solid s ta te  and re lays .  
1 
In general ,  the  programmer  will have t o  determine the delay, if 
In this type of system, the pro-  any, inherent in each 1 / 0  instruction. 
g r a m m e r  mus t  interface closelywith the hardware  designer  in o rde r  to  
accomplish this.  
B. Self-Test  Considerations 
The  p rogrammer  mus t  a l so  work  closely with the hardware  de -  
s igner  t o  ensure  proper  hardware/  software implementation of a n  ade-  
quate se l f - tes t  scheme. Exhibit 13 shows the p r imary  levels  of self- tes t  
Range selection will  resu l t  in a delay s imi l a r  to  the switch delays.  1 
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for  OCDMS. 
achieve fault isolation to  a t  l eas t  the functional unit level (i. e . ,  CIU, 
DCU, e tc . ) .  
Thcse paths a r c  provided in the hardwarc in o rde r  io 
When thc se l f - tes t  mode is entered, the computer f i r s t  checks i t -  
A diagnostic program will have to he writ ten self fo r  proper  operation. 
for th i s  purpose since manufacturer supplied diagnostics a r e  r a r e l y  
adaptable to an in-space fault-isolation scheme. 
takes  and the manner  in which it is initiated by the astronaut  a r e  coin- 
plex subjects and beyond the intent of this analysis.  It i s  sufficient f o r  
p re sen t  purposes t o  assume that an adequate check on computer opera-  
t ions will be  macle p r io r  to  proceeding to  tes t  the r e s t  of OCDLMS. 
The f o r m  this  program 
After  computer operation i s  verified,  the loop FF' is tested. 
is an internal ( to  the computer box) routing of outputs (normally going 
t o  the CIU) back into the input section. In effect, an I lC  instruction is 
output to  the input buffer channel. This  t e s t s  m o s t  of the internal  I / G  
logic and r eg i s t e r s .  
This 
The  next loop, EE', envisions transmitt ing 1/0 instructions to the 
CIU and then examining the CIU reg is te rs  involved to s e e  if  they contain 
the p rope r  data. Exhibit 2 shows some  of the instructions available for  
this  purpose.  
Also  internal to  the C I U  is loop DD'. Here  the output of the Ser ia l  
Output Regis te r  is fed back t o  the Ser ia l  Input Regis ter  a s  i f  it were  
another external  device. When this loop has  been cllecked, the CIU is 
deemed to be working with a high degree  of confidence. 
The first  loop into each external device, CC' ,  i s  used to  check the 
H e r e  the contents of the Receiving R e g i s t e r x r e  1 / 0  logic of that  device. 
routed d i rec t ly  back via  the Transmitt ing Regis ter  without initiating any 
operat ion within the external  device. 
The  final self- tes t  loop is B B ' .  In the case  of the Signal Adapters ,  
examples  of this  would be routing a D-A output direct ly  to an A - D  input or 
closing a d i sc re t e  and sensing it with the d i sc re t e  measurement  capabil-  
ity. F o r  the CDU in general ,  the ast ronaut  is required to  c lose the loop. 
For example, the computer could display a s t r ing of EL cha rac t e r s  in 
predetermined sequence and the astronaut  could then observe and key 
back  suc ce  s sful /unsuc c e  s siul  indications. 
I 
,I 
I 
# I  
1 
I- 
I 
I 
I 
I 
P K C  P-1403 
29 
The l a s t  ioop i s  t h e  xiorma: cheekout path and weuld he iused only 
a f t e r  successful operation had been achieved over the other paths. 
Although these paths have been discussed a s  if each were  s i n g u l a r ,  
th is  is not the case.  F o r  example, there  should be m o r e  than one seif-  
t e s t  path f rom D-A to  A-D o r  f rom d i sc re t e  out to  d i sc re t e  in. 
Slightly m o r e  isolation can be achieved if the second loop in each 
unit is ex terna l  to the unit. 
cabling r a the r  than internal.  
the connectors.  However, it requires  m o r e  external  connections and 
wiring. 
That is, the connection is made via external  
This approach includes m o r e  logic aiid a l so  
More thought should be  given to  this  method before  employing it. 
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111. DIGITAL DATA TRANSMISSION 
I 
EPC~TLSC of the iinknown and a r b i t r a r y  distance,  separately physi- 
c a l  units of OCDMS (mos t  notably the remotely located signal adapters) ,  
the  digital data t ransmission between these units mus t  be  carefully ana-  
lyzed. 
ex terna l  devices (i.  e., signal adapters,  CDU, etc.), of the OCDMS i s  
descr ibed  in general  t e r m s .  The sys tem is estimated to  be  capable G f  
r o l e s  in the vicinity of 500 kc over cables of virtually unlimited length 
by efficiently taking into account t ransmission-l ine effects. 
In this  section a data t ransmission sys tem between the CIU and 
A. Isolation 
One of the p r i m a r y  causes of problems in t ransmit t ing digi ta ldata  
f r o m  one equipment to another in a typical a i r c ra f t  o r  spacecraf t  sys tem 
is common-mode voltage differences,  both t rans ien t  and s teady-state ,  
between the equiprnents; 
vidually referenced (grounded) to the s t ruc ture  of the vehicle at a point 
nea r  the box. Under such conditions, it i s  difficult to  maintain small 
point-to-point voltage differences due to  occasional l a rge  c u r r e n t  t ran-  
s ients  within the s t ruc ture  between high-power equipments and the p r ime-  
power source,  and electr ical  discontinuities within the s t ruc ture .  The 
problem is augmented where high-bit r a t e s  and minimal  power a r e  de-  
s i r ed ,  s ince this implies  t ransmission at relatively low-signal levels  
(i. e., levels  comparable to  the expected point-to-point potential differ-  
enc e s within the s t ruc ture) .  
Commonly, the boxes of a sys tem a r e  indi- 
Though the re  has  been a growing awareness  of the problem in r e -  
cent  y e a r s ,  it is not l ikely that a completely minimal solution will be 
forthcoming due t o  the highly statist ical  nature  of the pa rame te r s  iden- 
tified. 
to vitually any magnitude of common-mode voltage. 
achieving this  with readily available elements a t  this  point is by t h e u s e  
of an isolation t ransformer .  
A s  a resu l t ,  the only acceptable solution would be one immune 
The bes t  way of 
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B. Coding -- - 
If an isolation t ransformer  is used, the data must  b e  coded in one 
of the A-C formats ,  the bes t  of which is the so-called Manchester-  
F e r r a n t i ,  o r  phase-shift  technique. With this  method the ratio of the 
fundarriental frequency components of the 'modulation is only two, and 
the c i r cu i t ry  requirements  for coding and decoding a r e  quite minimal.  
Exhibit 14 shows an  a rb i t ra r i ly  chosen se t  of s e r i a l  data a s  it 
would b e  coded into a t ransmission signal (f  ) . F o r  this example, a 
s y s t e m  has  been chosen with a symmetr ical  clock for illustration. The 
essent ia l  charac te r i s t ic  of the t ransmission signal is that a trar,smitted 
t . 
z e r o  is one polarity in the first half of a bi t  t ime and the opposite po- 
l a r i t y  in the second half, while a one r e v e r s e s  this phasing. 
t i cu la r ly  that under no conditions does f 
longer than one-clock cycle, nor  l e s s  than one-half-clock cycle. It 
is this  charac te r i s t ic  which makes this  f o r m  of coding suited to  t r a n s -  
mis s ion  through an A-C-coupled device (e. g., a t ransformer) .  As  
shown in the example, the coding can b e  accomplished ideally bytaking 
the modulo-2 s u m  (exclusive or)  of the clock and the da ta - -a  s imple 
combinational operation requiring t h r e e  two-input gates-  -assuming avail-  
abil i ty of the negatives of the clock and the data. However, for one o r  
m o r e  of the following reasons,  it is desirable  to  pe r fo rm the coding a s  
a sequential  ope ration employing a flip-flop. 
Note p a r -  
remain in any one state  t 
1. Few sys tems utilize an  exactly symmetr ica i  clock. Sym- 
m e t r y  is des i rab le  in o rde r  t o  limit the fundamental frequencies in the 
t r ansmiss ion  signal t o  within one octave of one another.  
2. The s imple combination method shown is  subject to gener -  
ating logic "s l ivers"  at the points where the data signal changes s ta te ,  
due to slight differences in propagation time of the gates used. While 
such s l ive r s  may  do no h a r m  in a n  ideal sys tem,  they should be  
avoided on EM1 grounds. 
3. Decoding of the transmitted signal a t  the receiving end is 
conveniently done if a one-quarter-cycle time delay can  be  introduced. 
It is desirable  to  perform the coding using elements  and con- 
ventions which a r e  s tandard to the r e s t  of the system; hence, the 
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detai ls  of the coding mechanization will depend on such  sys tcm consid- 
e ra t ions  a s  the type of clock available and the type of flip-flop uscd. 
Exhibit 1 5  shows one possible sequential method, wherein a pair  of th r ee -  
input NAlUU gates have ‘oacil’iloeked a s  a hif isry tcggle. 
na l s  T and T* a r e  generated from the negative transit ions of the clock 
by one-quarter-clock-cycle one-shots.  One-shots of this  type a r e  
available in integrated circui t  form. 
dition of an external  capacitor (about one picofarad pe r  nanosecond). 
, is the normal  system clock, and is used to operate  The Clock, 
the buffer  s torage reg is te r ,  a s  well a s  the r e s t  of the system. 
da ta ,  D , to  be coded and transmitted,  a r e  shifted through the coding 
toggle. 
an  a r b i t r a r i l y  chosen data s t ream. 
mended h e r e ,  t hc re  i s  no reason why the output gate of the toggle can- 
not double as the t ransmiss ion  line d r ive r ,  descr ibed la te r .  
mit ted data a r e  delayed by the period of the one-shots ,  chosen h e r e  as  
one -quarter-clock cycle. 
- - .  _-- 
The delay s i g -  
The delay period is  s e t  by the ad-  
cP 
The 
Exhibit 15 a l so  presents  some of the circui t  waveforms for  
Although not specifically recom-  
The t r a n s  - 
C. Line Dr ive r  
Histor ical ly ,  because of line capacitance problems which have 
been one of the chief l imitations on speed in.digita1 sys tems,  a line 
d r i v e r  has  been thought of as  a circui t  capable of driving capacitance 
by b ru te  force .  
l ine,  with a l l  the implicit consequences, been invoked. This h a s  r e -  
sulted in a waste  of power and less  than optimum performance. 
th i s  section, a line d r i v e r  is discussed which i s  efficient, s imple,  
composed of readily available components, and capable of optimum 
Seldom h a s  the concept of a line a s  a t ransmiss ion  
In 
performance.  
The  p r i m a r y  undesirable charac te r i s t ic  of t ransmiss ion  l ines  is 
that once a line attains a length which is long, o r  a t  l ea s t  comparable 
to  a fract ion of a wavelength of the higher frequency components of a 
digital  signal, it exhibits reflections unless  it is somewhere termi- 
nated in a controlled impedance equal t o  the charac te r i s t ics  impedance 
of the line. 
’ 
W i t h  high-speed t ransmission over long l ines,  these  echoes 
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EXHIBIT 1 5  (Continued) 
I I I I J 1 1 1 
I 1- I 
1 r 1 
TTr 
I I 1 I I I 
1 1 1 1 1 
- 
PRC D-1403  
36 
I 
I 
1 
I 
I. 
I 
r 
I 
I 
I 
I 
I 
I 
c 
I 
I 
amount to systcrn noise,  which candcgrade operational reliability. The 
proposed sys tem provides terniinatjon a t  the transrriission end of the linc. 
Exhibit 16 shows a line dr iver  which is adapted f rom a s tandard 
c '  type OL ~ ~ t e g i - a t e d  c i rcui t  gste by t h e  i dd i t i n t l  nf a resistor in  s e r i e s  
with the output terminal .  There a r e  many detailed variations on the 
integrated circui t  shown available f rom mos t  major  semiconductor 
manufacturers .  Basically,  it is that  associated with TTL. The e s sen -  
tial fea ture  i s  that  it mus t  have active pullup, ra ther  than a mere ly  
pass ive  collector load r e s i s to r .  
display a low-output impedance (10-30 ohms) in both directions of 
logic-level swing. 
tegrated c i rcu i t  and the li-le such that the net output imcedance of the 
total c i rcu i t  just  matches that of the line. 
could be incorporated within the integrated c i rcu i t ,  i t  i s  difficult ir, 
p rac t ice ,  s ince the f25-percent  tolerance which appears  to be the 
present  s ta te  of the a r t  for diffused r e s i s t o r s  is not adequate to ensure  
a sa t i s fac tory  match to the line. 
Active pullup permi ts  the circui t  t o  
A d i sc re t e  se r ies  r e s i s to r  is added between the in- 
Though this r e s i s to r  ideally 
D. T r ansmis  sion Line 
Any wi re  or  pair  of wi res  which is comparable to  o r  longer than 
the frequencies  within it, is  a tra.nsmission line. It has  a cha rac t e r ;  
i s t ic  impedance, Zo , which is determined by its c ross -sec t iona l  ge-  
omet ry .  The Zo  of a single wire is difficult t o  determine,  unless it 
is considered to exis t  in an otherwise void universe .  In o rde r  to  have 
a controlled Z o  , it is therefore necessary  to  run t ransmiss ion  pa i rs .  
Twisting helps to give magnetic isolation by providing a la rge  number 
In addition, twisting tends .of sma l l - a rea  interfering magnetic loops. 
t o  ensure  a reasonably uniform spat ia l  relationship between the con- 
duc tors ,  and, hence, a good control on Zo . 
A l ine suitable to  the present purpose m a y  be  constructed of p rac -  
t ical ly  any common wire ,  provided that the gauge and insulation thick- 
ness a r e  uniform. T o  prevent interference and radiation, the pa i r s  
should be  twisted to about one to three  cycles  pe r  inch. Experience 
indicates that shielding of pairs  a s  a group is necessa ry  to  prevent 
EM1 to the satisfaction of virtually all government spec;-fications. All  
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TRANS bXSSION 
LTNE 
INTEGRATED 
O U T P U T  Z 
O F  GATE 
- - 
EXHIBIT 16 - LINE DRIVER 
Note: The gate must  be of the type with "active pull-up." 
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value has  been chosen mere ly  to correspond to  common lziodern logic 
levels . )  
dance equal to t h a t  of the l ine,  say 100 ohms. The line h e r e  may be  
considered to be any length and is term-inated by a rece iver  which has  a 
differential  input impedance which is  considerably l a rge r ,  perhaps by 
s e v e r a l  kilohms, than that of the line. 
The genera tor  is connected to the line through a s e r i e s  impe-  
Exhibit 1’7 a l so  shows voltage waveforms a t  var ious points along 
the  line. Vs 
t = 0 . Point A ,  which for  the period that the l ine is active can be con- 
s idered  to  be  loaded by 20 , undergoes a s tep one half the amplitude 
of Vs , since it represents  the output mode of a 2 : l  voltage attenuator.  
Assume  the line to  be cut to a length such that i ts  one-way signal 
t r ans i t  t ime is T . 
60 percent that  of light in f r e e  space, o r  about 6 x 10 
This  two-volt s tep  impinges upon the impedance discontinuity r e p r e -  
sented by the high-input impedance of the rece iver  and a reflection oc-  
c u r s  which is approximately the same  amplitude and polarity a s  the in- 
cident step.  By the principle of superposition, t5e r c f z c t i o n  sums 
with the voltage to which the line has  a l ready  been raised.  
incidence and reflection a r e  sumultaneous a t  point D, the rece iver  
passes point C slightly afterward, and passes  point B at time 1.5 T. 
When the reflection reaches  the d r ive r ,  no fur ther  reflection occurs ,  
s ince  the matched output impedance presented by the dr iver  guarantees  
no impedance discontinuti-!. 
is considered to execute a t4-vol t  t ransi t ion a t  t ime 
I 
(Typical lines have propagation velocit ies about 
8 feet  per  second.) 
Since 
F o r  an  opposite polarity transit ion (t4 to  z e r o  volts)  the s e r i e s  
of events would be  entirely s imi la r  t o  that descr ibed above. One con- 
sequence of t ransmission-l ine theory is that the eventual s teady-state  
condition of the input terminals  m u s t  be  exactly the s a m e  a s  in  the case  
where  the l ine is removed and the terminat ion is connected d i rec t ly  
to the genera tor ,  the only difference being the events which occur  in 
the meant ime.  
the c a s e  for  any value of terminatiorr including short+circui t .  The s ig-  
nificant feature  of the proposed sys tem is that a vir tual ly  full-amplitude 
signal i s  received, despite the impedance of the line. 
This is the case  in the description above and would b e  
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w i r e s  which a r e  not members  of the c lass  here in  descr ibed can be ex-  
cluded f r o m  this shield enclosure. 
The genrra l  expression for the Z o  of any t ransmiss ion  line is 
Z o  = L/C where 1, and C a r e  the inductance and capacitance pe r  
unit  length of the line, respectively. Fo r  a two-wire pair  Z o  is 
Zo = 120 Cosh-' D/d  where D is  the center- to-center  spacing of the 
conductors and d is the conductor diameter .  Prac t ica l ly  a l l  l ines 
made  with common types of wi res  usually end up having Z o  very  n e a r  
the vicinity of 100 ohms, and variations in gauge and insulation thick- 
n e s s  have relatively smal l  effect. 
T ransmiss ion  l ines have the property that  a disturbance propa- 
gated toward an impedance discontinuity is reflected f rom the discon- 
tinuity according to the relation: 
- 1  RT -V r  - Z o  
Vi  R, 
I _ -  
where  Vr /Vi  is the amplitude rat io  of the reflected to  the incident 
waves,  and R / Z o  i s  the impedance mismatch  ratio.  Note that fo r  
RT = Zo  the reflection is ze ro  (i. e., the l ine is terminated in a 
matched impedance), and the incident wave is completely absorbed. 
For RT v e r y  la rge  compared with Z o  , the amplitude of the ref lec-  
tion is equal to and of the same  polarity as  the incident wave. 
posite c a s e  is where R = 0 (i. e., a shorted termination),  when the 
reflection is equal in amplitude but opposite in polarity to  the incident 
wave. 
T 
The op- 
T 
E. Transmiss ion  System, General 
The proposed t ransmission sys tem takes  account of the actual 
proper t ies  of i ts  t ransmiss ion  line. 
nel is shown in Exhibit 17. 
capable of executing sha rp  transit ions f r o m  z e r o  to  t4 volts.  
A model of the t r ansmiss ion  chan- 
A voltage genera tor  of low impedance is 
(This  
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If in the normal  coursc  of transmitting digital data the d r ive r  
should execute a ncw transit ion,  or even a whole se r i e s  of t ransi t ions 
a. U L L V I L  A c A - ,-. t h e  re f lec t im of the f i r s t  transit ion re turns  to the d r i v e r ,  a s  
would occur  with a very  long line, operation a t  the rece iver  would not 
be  affected, even though the waveform a t  the line input might lookquite 
s t range .  This is  because waves which propagate through one another  
on a l ine have no effect on one another except to instantaneously sum. 
Hence, this sys tem can be used without signal distortion with any 
length line (up to  the point where the sheer  copper res i s tance  of the 
l ine becomes significant) o r  any data frequency a t  which the circui ts  
themselves  a r e  adequate. 
propagation velocity of the line. 
The only effect is the t ime delay due to the 
Fanout to two or  more different l ines  f rom a single d r i v e r  is pos- 
s ible  under th ree  combined provisions. 
1. That  a separate  20 matching Rx is provided f r o m  the 
generator  t o  each line. 
That  the output impedance of the generator  i s  negligible. 
That the drivel- circuit  i s  capable of sapporting the addi- 
tional t ransient  load. 
2. 
3. 
The l a s t  two conditions a r e  not usually fulfilled by commonly available 
integrated circui t  gates;  hence,  this expedient is not recommended. 
the other hand, fanout f rom a single line into severa l  r ece ive r s  would 
be  permiss ib le  as long a s  the combined impedance i s  s t i l l  l a rge  corn- 
pared with Z o  . 
F. Receiver 
One of the fundamental considerations in any digital sys tem is 
the amount of available noise margin provided by the sys t em ' s  gate 
c i rcu i t ry .  The nature  of digital operation, in cont ras t  to analog, is 
such that  a single-transient-erroneous change of logic s ta te  can lead 
to a completely wrong result .  
An example of the effect of the operating p a r a m e t e r s  of a given 
gate on the noise margin  i s  shown in Exhibit 18, which plots the input 
cha rac t e r i s t i c s  of a hypothetical integrated c i rcu i t  gate as a function 
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of tempera ture .  
the output s ta te  i s  indeterminate. The range of indeterminateness is a 
combined function of v a r k t i o i ~ s  in t h e  c i r c c i t  0 aain - ---; nutpiit loadifig, and 
var ia t ions in the components f rom unit to unit. In addition, one of the 
chief var ia t ions i s  due to temperature.  Also plotted a r e  the maximum 
expected z e r o  output voltage and the minimum one output voltage f r o m  
a s i m i l a r  gate, o r  any other circuit  which might be expected to dr ive 
the gate in question. 
minate  ze ro  a r e  considered the noise margins ;  a voltage perturbation 
at a given tempera ture  of this amount may cause a logic e r r o r .  
be  seen,  it is well to design the circui t  so  that the indeterminate 
level  is a s  nea r  to the center of the nominal logic levels  a s  possible 
for the sake  of noise immunity. 
Any gate has  a cer ta in  range of input voltage for  which 
. 
The regions between these  levels and the indeter-  
A s  can 
Noise margin  has  been a subject of concern in the past  few y e a r s  
with s t r e s s  being placed on speed and minimization of power. 
pract ical ly  all available integrated logic c i rcu i t ry  embodies some com- 
p romise  among these elements.  F o r  this reason  i t  i s  possible that a 
s tandard logic c i rcu i t  suitable f o r  use  within a unit would not b e  suit-  
able  a s  a line rece iver  between units,  where a considerably g rea t e r  
deg ree  of differential  noise voltage could be  expected. 
Thus, 
In addition t o  the consideration of noise immunity i s  the question 
of input impedance. 
switching actions by the use of P - N  junctions in the input biasing c i r -  
cui t ry .  
of input voltage. 
l ine rece iver  possess  a high-input impedance. 
All logic circuits achieve the i r  relatively sha rp  
This  implies radi+:al changes in input impedanc.: a s  a function 
In contrast ,  the proposed sys tem requi res  that the 
The considerations discussed indicate that a suitable c i rcu i t  
should have a high-input impedance, and a relatively nar row and con- 
t ro l led  range of input-voltage sensitivity, preferably one which is 
constant with tempera ture .  
fies these charac te r i s t ics  is the differential  amplif ier .  
available integrated circui t ry ,  the differential  amplif ier  h a s  been 
adapted to the f o r m  of high-speed voltage compara tors  and sense am- 
p l i f ie rs  f o r  use  in core  memor ies .  
The genera l  c l a s s  of c i rcui t  which sa t i s -  
In the field of 
An example is the FairchildUA710. 
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This  c i rcu i t  has  an input switching scnsitivity of s eve ra l  millivolts and 
is virtually inclepcndent of tempcrature .  It switches a t  nominally ze ro  
volts input diff:: r e n t i z l  a d  has a considerable degree of common-mode 
noise  rejection. 
T T L  gates .  
i t s  speed i s  comparable to  half that of most  D T L  o r  
The proposed line receiver  would have an input t ransformer  to 
achieve the unit-to -unit isolation previously discus sed. 
f o r m e r  would have a pr imary-to-secondary voltage stepdown of about 
40:1, with a center-tapped- secondary (the center  tap  being tied to local 
ground).  
-100 to  t 1 0 0  millivolts differential input to $he differential amplif ier .  
The t ransformation rat io  is a l so  such that a ve ry  high impedance is 
presented to  the l ine.  
p r i m a r y  impedance a t  the data frequency, fogether with a satisfactory 
high-frequency response.  It is roughly estimated that a suitable pulse 
t r ans fo rmer  could be packaged within a cube one-half inch on a s ide.  
The t r ans  - 
The effect is  to t ransform a ze ro  to t4-vol t  logic swing to a 
\ 
In addition, the t ransformer  must  have a high 
G. F e r r a n t i  Decoding 
Decoding of F e r  rant i  format information into conventional binary 
Reference to Exhibit 15 shows that the s e r i a l  data is relatively simple.  
conventional clock, Cp , undergoes a negative transit ion coincident 
with a point t h ree -qua r t e r s  through a t ransmiss ion  data bit t ime b e -  
cause  the coding method causes  a one-quarter-cycle  delay. Hence, if 
the Cp  clock is t ransmit ted over a separate  channel identical withthe 
data  channel, including line dr iver ,  t ransmiss ion  l ine,  t r ans fo rmer ,  
and rece iver ,  it may be used to clock the data into a buffer reg is te r  a t  
the receiving end. If a flip-flop which t r igge r s  a t  a negative clock 
t ransi t ion is used, this resu l t s  in conversion into normal  s e r i a l  binary 
fo rma t .  This flip-flop would be the input cel l  of the buffer r eg i s t e r .  
H. System Timing  - 
In transmitt ing data f rom one unit to  another,  synchronism must  
be  maintained between the data and the clock, x-hich is t ransmi t ted  for  
the purpose of synchronously decoding the data a t  the te rminus .  But 
the situation he re  is l i t t le different than that in which point-to-point 
I 
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t r ansmiss ion  occur s  in any coding format .  In sys tems where the two 
units have independent clocks, one has the normal  logic design proh- 
l e m  of trafi ic buffering. This  requiieiiieiit to iza;ntain terxina!-end 
clock/data  synchronism is the primary consideration in limiting the 
t r ansmiss ion  frequency, and, hence, the data ra te .  Exhibit 19 out- 
l ines  a model of a hypothetical system. 
the channels which flow f r o m  the central  unit to  the remote unit. 
cen t ra l  clock i s  taken a s  the t ime reference,  by the t ime it is used to 
decode the t ransmit ted data,  it suffers propagation delay in the line 
d r i v e r ,  the l ine,  the t ransformer  a t  the input of the line rece iver ,  the 
l ine rece iver  i tself ,  and possibly in a stage of buffer amplification. The 
path of the data subjects it. t o  the propagation delays of the one-shot, 
the coder / l ine  d r ive r ,  the l ine,  and the l ine receiver  and t r ans fo rmer  
Since most  of the one-shot delay of one-quarter  cycle is intentional, 
* lo  percent  o r  *25 nanoseconds, whichever i s  g rea t e r ,  can be assigned 
a s  a conservative est imate  of its contribution to  synchronization e r r o r .  
The l ine itself can be completely discounted--assuming equal lengths of 
identical  line fo r  each channel--and two l ines  can vary only a few p e r -  
cent  in their  propagation charac te r i s t ics .  A 50-foot line has  a propa- 
gation t ime of about 100 nanoseconds, with a possible variation about 
the actual  f igure of perhaps *5 nanoseconds, Modern logic c i rcu i t ry  
has  delay t imes  in the 50 nanoseconds per  stage region with a variation 
conservatively assigned a t  &50 percent.  
t r a n s f o r m e r ,  and 100 nanQseconds k50 for  the rece iver  should be assigned. 
Consider for  the moment only 
If the 
Fifty nanoseconds &20 for the 
Assuming a one megacycle system, this  places the one-shot pe- 
riod a t  a nominal 250 nanoseconds. 
found that  each of the channels suffers  a propagation delay of about 300 
nanoseconds (discounting the line), with a variation in the vicinity of 
*150 nanoseconds. F o r  the system postulated, synchronism m u s t  be 
maintained within *250 nanoseconds, ( fone-quar te r  cycle) and, t he re -  
fore ,  t he re  i s  a margin  of * l o 0  nanoseconds. 
judgment a s  t o  whether this  is adequate would depend on weighing such 
f ac to r s  a s  the sys tem purpose,  the confidence with which the delay 
deviations for  the actual elements of the sys tem were  placed, andprob-  
able additional complexities which the analysis  has  not foreseen .  
Taking the assigned values,  it is 
In a r e a l  sys tem the 
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Next, the additional problem of two-way t ransmiss ion  should be 
considercd. 
r emote  unit a r e  nominally in  z e r o  phase with the local ciock. 
m a k e s  it tempting to place a one-shot a t  the place marked  X in the r e -  
m o t e  unit in o rde r  to again effect a nominal one-quarter-cycle  sepa ra -  
tion. However, it should be noted that these incoming data a r e  subject 
t o  a two-way delay in arr iving at the cent ra l  unit, since they a r e  t r ans -  
mi t ted  synchronous with the clock a s  received at the remote  unit. 
this total  delay can never  be negative, some unambiguous separat ion 
between the local  clock and the data as received is  always guaranteed 
s o  long as the total  delay d3es not exceed one-half-clock cycle. 
20,  i t e m  €3, which l i s t s  the delays, shows that i f  the previously a s -  
sumed figures a r e  rea l i s t ic ,  up t o  one microsecond delay could be ex- 
perienced. Therefore ,  in o rde r  to avoid thk ex t ra  hardware of a clock 
channel f r o m  the remote  to the central  unit, the clock frequency must 
be in the vicinity of one microsecond per  half cycle,  o r  500 kc. 
Reference to  Exhibit 19 shows that data a r r iv ing  f r o m  the . 
This  
Since 
Exhibit 
EXHIBIT 20 - PROPAGATION DELAYS 
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.- A .  I ransmiss ion  Centrai  to Remote: 
Data Clock 
B. 
One-shot 
Coder /Line  Drive 
Line 
Trans  fo r rner  
Line Receiver  
Buffering ( 2  gates)  
- - -  f 25 
100 f 50 . 50 f 2 5  (1  gate) 
- - -  f 05 - - -  f 05 
50 ‘f 20 50 f 20 
100 f 50 100 f 50 
100 f 50 
250 *150 ns 30G f150 ns  
Transmiss ion  Remote to  Central :  (a’ssumed 50-foot l ine) 
--- Clock 
Line D r i v e r  
Line 
Trans fo rmer  
Receiver  
Buffering ( ?  ) 
Data 
Line D r i v e r  / Coder 
Line 
Trans fo rmer  
Receiver  
50 f 25 
100 k 05 
50 f 20 
100 f 50 
100 f 50 
100 f 50 
100 f 05 
50 f 20 
100 f 50 
, 
750 f275  
